Skip to content

platforms.yml: fix RISC-V march #385

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
Ivan-Velickovic wants to merge 1 commit into
base: master
Choose a base branch
from
Open

platforms.yml: fix RISC-V march #385

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 4 additions & 4 deletions seL4-platforms/platforms.yml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -37,7 +37,7 @@ platforms:
modes: [64]
platform: spike
has_simulation: true
march: rv64imac
march: rv64imafdc
no_hw_test: true
no_hw_build: true

Expand All @@ -46,7 +46,7 @@ platforms:
modes: [64]
platform: qemu-riscv-virt
has_simulation: true
march: rv64imac
march: rv64imafdc
no_hw_test: true
no_hw_build: true

Expand All @@ -65,14 +65,14 @@ platforms:
smp: [64]
platform: hifive
req: [hifive] # , hifive1]
march: rv64imac
march: rv64imafdc

POLARFIRE:
arch: riscv
modes: [64]
smp: [64]
platform: polarfire
march: rv64imac
march: rv64imafdc
no_hw_test: true

SABRE:
Expand Down