-
Notifications
You must be signed in to change notification settings - Fork 42
Enhancing cosimulation #696
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
Conversation
| vector<string> fileListSystemVerilog = | ||
| getListOfFilesInDirectory(ctx->getHdlSrcDir(), ".sv"); |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Could we remove sv for now? I don't think we generate any SV files
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Could you rename 'single_argument' to *.sv
| os << "--exe verilator_main.cpp --trace-underscore --Wno-UNOPTFLAT " | ||
| "--top-module tb --timing -Wno-REALCVT\n"; |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Print also the meaning of the flags as comments in the SH file: what are --trace-underscore, --Wno-UNOPTFLAG, and -Wno-REALCVT
| cp "$RESOURCE_DIR/templates_verilog/template_two_port_RAM.v" "$COSIM_HDL_SRC_DIR/two_port_RAM.sv" | ||
| cp "$RESOURCE_DIR/templates_verilog/template_single_argument.v" "$COSIM_HDL_SRC_DIR/single_argument.sv" |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Rename the original one to SV
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Leave a note why this file is SV
Added testbenches in verilog
Added Verilator