Skip to content

Conversation

@daschober
Copy link
Contributor

Added testbenches in verilog
Added Verilator

Comment on lines +57 to +58
vector<string> fileListSystemVerilog =
getListOfFilesInDirectory(ctx->getHdlSrcDir(), ".sv");
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Could we remove sv for now? I don't think we generate any SV files

Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Could you rename 'single_argument' to *.sv

Comment on lines +232 to +233
os << "--exe verilator_main.cpp --trace-underscore --Wno-UNOPTFLAT "
"--top-module tb --timing -Wno-REALCVT\n";
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Print also the meaning of the flags as comments in the SH file: what are --trace-underscore, --Wno-UNOPTFLAG, and -Wno-REALCVT

Comment on lines +69 to +70
cp "$RESOURCE_DIR/templates_verilog/template_two_port_RAM.v" "$COSIM_HDL_SRC_DIR/two_port_RAM.sv"
cp "$RESOURCE_DIR/templates_verilog/template_single_argument.v" "$COSIM_HDL_SRC_DIR/single_argument.sv"
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Rename the original one to SV

Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Leave a note why this file is SV

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants