Asynchronous FIFO design and verification in SystemVerilog based on Clifford Cummings’ “Simulation and Synthesis Techniques for Asynchronous FIFO Design,” using Gray code pointers that are synchronized into a different clock domain before testing for FIFO full or FIFO empty conditions.