Skip to content

Conversation

@dbekatli
Copy link

always_latch blocks should only contain blocking assignments. Although seemingly harmless, this blocking assignment causes yosys to AND the signal that should have been connected directly to the input of the memory latch cells with the gated clock.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant