Skip to content

Add RISC-V 64 Support for LuaJIT v2.1 #236

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
IgnotaYun wants to merge 23 commits into
base: v2.1-agentzh
Choose a base branch
from
Open

Add RISC-V 64 Support for LuaJIT v2.1 #236

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
23 commits
Select commit Hold shift + click to select a range
cab5d57
riscv(support): add RISC-V 64 arch base definition
IgnotaYun Nov 27, 2025
2ac6540
riscv(dynasm): add RISC-V support
IgnotaYun Nov 27, 2025
105f50a
riscv(interp): add register definition
IgnotaYun Nov 27, 2025
c780af7
riscv(interp): add frame definition
IgnotaYun Nov 27, 2025
504766b
riscv(interp): add helper macros and typedefs
IgnotaYun Nov 27, 2025
f36b356
riscv(interp): add base assembly interpreter VM
IgnotaYun Nov 27, 2025
eb03f5f
riscv(support): add target definition
IgnotaYun Nov 27, 2025
5e92930
riscv(ffi): add call convention and support framework
IgnotaYun Nov 27, 2025
0de514b
riscv(support): add extension detection
IgnotaYun Nov 27, 2025
3669029
riscv(jit): add mandatory constants
IgnotaYun Nov 26, 2025
484e820
riscv(jit): add insn emitter
IgnotaYun Nov 27, 2025
32e5f11
riscv(jit): add IR assembler
IgnotaYun Nov 27, 2025
df4581b
riscv(interp): add VM builder support
IgnotaYun Nov 27, 2025
95b9375
riscv(misc): add bytecode listing support
IgnotaYun Nov 27, 2025
8bb00b4
riscv(jit): add hooks in interpreter
IgnotaYun Nov 27, 2025
0451d7b
riscv(interp): add DWARF info
IgnotaYun Nov 27, 2025
9de7a97
riscv(jit): add GDBJIT support
IgnotaYun Nov 27, 2025
de878da
riscv(support,linux): add Linux specfic icache sync codepath
IgnotaYun Nov 27, 2025
6c7308c
riscv(support,linux): make mremap() non-moving due to VA space woes
IgnotaYun Nov 27, 2025
e24681c
riscv(misc): add disassmbler support
IgnotaYun Nov 27, 2025
b3fdfdf
riscv(misc): add support in Makefile
IgnotaYun Nov 27, 2025
c7f2783
riscv(support,linux): use HWPROBE for ISE detection
IgnotaYun Nov 27, 2025
4d8cf88
riscv(interp): strip excessive extended branch (^B+J)
IgnotaYun Nov 27, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions Makefile
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -101,6 +101,7 @@ FILES_JITLIB= bc.lua bcsave.lua dump.lua p.lua v.lua zone.lua \
dis_arm64be.lua dis_ppc.lua dis_mips.lua dis_mipsel.lua \
dis_mips64.lua dis_mips64el.lua \
dis_mips64r6.lua dis_mips64r6el.lua \
dis_riscv.lua dis_riscv64.lua \
vmdef.lua

ifeq (,$(findstring Windows,$(OS)))
Expand Down
Loading