Skip to content
View nehalchaure's full-sized avatar

Block or report nehalchaure

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. rtl2gds-vlsi-tools rtl2gds-vlsi-tools Public

    Hands-on journey through Digital VLSI SoC Design and Planning, including tool setup, flow execution, and RTL2GDS experiments.

    Verilog

  2. mini_projects mini_projects Public

    A collection of small experimental projects created while learning Linux, Verilog, digital design, and general electronics concepts.

    Verilog

  3. fpga-eeg-bandpower-core fpga-eeg-bandpower-core Public

    FPGA-based real-time EEG bandpower extractor for the 8–30 Hz frequency band. Includes Python golden model, fixed-point DSP workflow, and Verilog implementation synthesized in Vivado.

    Python