Skip to content
View ericpearson1313's full-sized avatar

Block or report ericpearson1313

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Advent_of_Code Advent_of_Code Public

    My FPGA solutions, in verilog, to solve the Advent of Code 2025 daily challenge puzzles

  2. fpga_life fpga_life Public

    Conway's game of life at 1 million FPS

    SystemVerilog

  3. croc croc Public

    Forked from pulp-platform/croc

    forked tiny tapeout tracable riscV soc with build and sim environments. I've integrated a nist800-232 cipher adding control and dma in systemverilog with tests in C.

    SystemVerilog

  4. FlatFury FlatFury Public

    PCIe fpga project on the LiteFury fpga board, created from scratch with a simplified flat hierarchy.

    Verilog

  5. NiteFury-and-LiteFury NiteFury-and-LiteFury Public

    Forked from RHSResearchLLC/NiteFury-and-LiteFury

    The Artix-7 FPGAs provide a PCIe core at a low cost. This gives my fpga projects direct high speed access to host memory. Initial host is an RPI5 running ubuntu. The Litefury dev board seems a perf…

    SystemVerilog

  6. fpga_rocket_launcher fpga_rocket_launcher Public

    Model rocket launch controller implemented in a FPGA chip

    SystemVerilog