- Waterloo, Canada
- in/eric-pearson-linked-in
Pinned Loading
-
Advent_of_Code
Advent_of_Code PublicMy FPGA solutions, in verilog, to solve the Advent of Code 2025 daily challenge puzzles
-
-
croc
croc PublicForked from pulp-platform/croc
forked tiny tapeout tracable riscV soc with build and sim environments. I've integrated a nist800-232 cipher adding control and dma in systemverilog with tests in C.
SystemVerilog
-
FlatFury
FlatFury PublicPCIe fpga project on the LiteFury fpga board, created from scratch with a simplified flat hierarchy.
Verilog
-
NiteFury-and-LiteFury
NiteFury-and-LiteFury PublicForked from RHSResearchLLC/NiteFury-and-LiteFury
The Artix-7 FPGAs provide a PCIe core at a low cost. This gives my fpga projects direct high speed access to host memory. Initial host is an RPI5 running ubuntu. The Litefury dev board seems a perf…
SystemVerilog
-
fpga_rocket_launcher
fpga_rocket_launcher PublicModel rocket launch controller implemented in a FPGA chip
SystemVerilog
If the problem persists, check the GitHub status page or contact support.