Verilog: fix semantics of cover disable iff
#1346
Draft
Loading
cover disable iff
#1346