🐈
ece @vanderbilt. hardware, firmware, rtl and physical design 🐱
- Palo Alto
-
01:39
(UTC -08:00) - https://www.linkedin.com/in/sivasaichaitanyagudari/
Pinned Loading
-
matmul-engine
matmul-engine PublicParameterized N×N output-stationary systolic array accelerator for INT8 neural network inference. Full RTL-to-GDS flow on ASAP7 7nm using Cadence Genus + Innovus. 667 MHz, 42.7 GOPS peak throughput…
Verilog 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.