Skip to content

3x3 Matrix multiplication coprocessor implemented in handwritten Verilog design to run on Altera Max10M08 eval board

Notifications You must be signed in to change notification settings

HenryLeC/matrix_multiply

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

1 Commit
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Matrix Multiply Verilog Source

This is my first attempt at writing any HDL so don't think this code is any sort of best practice.

Documentation: Google Drive

About

3x3 Matrix multiplication coprocessor implemented in handwritten Verilog design to run on Altera Max10M08 eval board

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published