Skip to content
View EswarAdithya011's full-sized avatar
🎯
Focusing
🎯
Focusing
1 follower · 0 following

Block or report EswarAdithya011

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
EswarAdithya011/README.md

👋 Hi, my name is Eswar Adithya

Hi there 👋, I'm Eswar


"I code until it clicks. Then break it, just to learn more."

🖥️ Programming Languages

🛠️ Technical Skills

Digital Circuit Design CMOS Design RTL Coding UVM AMBA AHB APB STA Floorplanning Routing FPGA Arduino ESP8266

🧰 Tools & Platforms

Cadence Virtuoso Cadence NCsim Xilinx Vivado ModelSim Intel Quartus Prime MATLAB VS Code EDAPlayground Microcontrollers

GitHub Stats

GitHub stats Card GitHub streak Card

GitHub top-langs Card

🐍 Contribution Snake 🐾

GitHub Snake

📊 Profile Views

Profile Views

Pinned Loading

  1. 100DaysRTLChallenge 100DaysRTLChallenge Public

    This repo contains implementation of digital circuits and some projects related to them in Verilog language at different abstraction levels..

    Verilog