Skip to content
View DanielGabai's full-sized avatar

Highlights

  • Pro

Block or report DanielGabai

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. digital-design-projects digital-design-projects Public

    Foundational digital logic projects built in Falstad — combinational circuits, sequential systems, and a simple CPU with automated instruction execution.

  2. verilog-projects verilog-projects Public

    Modular Verilog designs of a 4-bit CPU and its components, including ALU, register, and datapath.

    Verilog

  3. asic-projects asic-projects Public

    Verilog

  4. ece2300-sec01-linux ece2300-sec01-linux Public

    Forked from RishiYennu/ece2300-sec01

    ECE 2300 Section 1: Linux Development Environment

  5. ece2300-sec02-verilog-gl ece2300-sec02-verilog-gl Public

    Forked from xz834/ece2300-sec02-verilog-gl

    ECE 2300 Section 2: Verilog Combinational Gate-Level Design

    Verilog