The project is the final test of the Reti Logiche course held at Politecnico di Milano.
The project consists in the description in VHDL language of a hardware component.
Final score: 30/30 cum laude
-
Notifications
You must be signed in to change notification settings - Fork 0
Angelo7672/Progetto-Reti-Logiche
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Prova Finale Progetto di Reti Logiche 2021-2022
Resources
Stars
Watchers
Forks
Releases
No releases published