Prova Finale Progetto di Reti Logiche A.A. 2021/2022 The project is the final test of the Reti Logiche course held at Politecnico di Milano. The project consists in the description in VHDL language of a hardware component. Final score: 30/30 cum laude