Skip to content

Component: Design Bus Integration for PLIC #36

New issue
New issue
Open
Task
Open
Component: Design Bus Integration for PLIC#36
Task
@gavinwiese

Description

@gavinwiese
gavinwiese
opened on Nov 14, 2025

Write the HDL that allows the registers to be memory mapped in the PLIC

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    Task

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions